verilog并串转换和串并转换问题 always@(posedge pclk,posedge reset)beginif(reset)beginp;endelse beginp;endendalways@(posedge sclk,pos...